The ability of the atomic force microscope ͑AFM͒ to realize lithography patterns on silicon surfaces is widely known and leads to the formation of silicon nanostructures after an etching step. In this article, we aim at improving the fabrication process to yield silicon nanowires with minimum lateral dimensions for the realization of Coulomb blockade based devices. First, we focus on the AFM lithography step: using pulsed voltages for the anodic oxidation of the silicon surface instead of the commonly employed continuous polarization, we obtain an improvement of both AFM lithography resolution and tip reliability. Second, after the wet etching step, we present a technique of oxidation/ deoxidation cycles, which allows a controlled thinning of the silicon wires. Combining these two techniques, we obtain silicon nanowires the widths of which are lower than 10 nm. Finally, as the wires are made on a silicon on insulator substrate, it opens the way to electrical characterization and we present some realizations and results.
I. INTRODUCTION
Nanometer sized structures are of prime interest for basic physical studies and are very challenging in terms of technological realization. In this field of research, silicon nanostructures are very fascinating objects since they open the way to low dimensional electronic effects and could offer full integration and technological compatibility with silicon microelectronic circuits.
The key point for fabricating silicon structures at nanometer scale is lithography. Since the pioneering work of Dagata 1 and further related works, [2] [3] [4] [5] [6] it is now well known that an atomic force microscope ͑AFM͒ operating in ambient air can be used for the lithography step, involving the local anodic oxidation of the silicon at the tip-surface junction when a sufficient electrical field is applied. Many studies have been devoted to the understanding and the control of the local oxidation mechanism. [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] The lithography is generally performed in noncontact mode using a continuous tipsurface polarization. 9 The recently introduced pulsed voltage techniques have brought better resolution and reproducibility. [17] [18] [19] However, little attention has been paid to the feedback loop behavior of the AFM when continuous patterns are drawn on the surface. This behavior is crucial for tip-surface interaction control and thus for the lithography quality and reliability. This point will be discussed in the first part of the article.
The oxide pattern obtained by AFM lithography is robust enough to act as a mask for the etching step. Dry or wet etching is suitable to form the silicon nanostructures. [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] [21] [22] [23] [24] [25] [26] [27] [28] Unfortunately, there is an increase in the width of the structures due to etching anisotropy, especially for wet etching. In the second part of this article, we show that an easy manner to counteract this phenomenon is to make successive oxidation/deoxidation treatments of the nanostructures.
Finally, electrical measurements of silicon nanowires require electrical contacts to connect the nanostructures to the measurement setup. It is technologically very challenging to ensure both technological compatibility with AFM lithography and good electrical properties. In the last part of the article, we present realizations of electrical contacts and electrical measurements on silicon nanowires.
II. EXPERIMENTAL SETUP
Local oxidation and surface imaging are both performed with an AFM operating in ambient air in noncontact oscillating mode ͑Digital Instruments Nanoscope IIIa͒. The cantilevers used are made of doped n-type silicon ͑Nanosensors, Germany͒. The average force constant and resonance frequency are typically 40 N/m and 300 kHz, respectively. The radius of curvature of the tip apex is about 10 nm. Before performing lithography by local oxidation, the cantilevers are shortly dipped in a 10% hydrofluoric acid solution for 2 s, then rinsed in isopropyl alcohol, and finally dried under nitrogen flux. This treatment prevents tip oxidation. Samples are cut either from p doped ͑ϳ10 15 cm Ϫ3 , resistivity ϳ10 ⍀ cm͒, ͑001͒ oriented silicon substrates or from silicon on insulator ͑SOI͒ substrates ͑SmartCut technology͒ the top silicon layer of which is p doped ͑10 15 cm Ϫ3 , resistivity ϳ10 ⍀ cm͒, ͑001͒ oriented and 6 -20 nm thick. The thicknesses of the buried oxide and the silicon substrates are, respectively, 400 nm and 700 m. Silicon surfaces are cleaned and passivated by successive treatments in trichloroethane, acetone, isopropyl alcohol, 10% HF acid solution, de-ionized water, and finally dried in nitrogen flux. The pattern dimensions ͑oxide line or silicon wire͒ are measured by the mean of AFM topographic images. The width corresponds to the full width at half maximum ͑FWHM͒. Unless otherwise noted, no filtering processes aiming at canceling the tip convolution a͒ Electronic mail: bernard.legrand@isen.iemn.univ-lille1.fr effects with the surface topography have been applied to the images or results. Note that in the case of objects on the surface the height of which is comparable to the tip apex curvature radius ͑typically 10 nm͒, the tip-surface convolution artifact is not negligible when the lateral dimensions of the objects are typically below 100 nm.
III. AFM LITHOGRAPHY IN NON-CONTACT MODE

A. Continuous tip bias voltage lithography
As noted by many authors, 9, 15, 29, 30 AFM operating in noncontact mode provides better resolution and reliability for local oxidation than contact mode AFM. The microscope feedback loop is the key feature to perform displacements of the tip with respect to the surface and thus to draw continuous oxide patterns, but few works have been devoted to its behavior. 31, 32 The bias applied to the tip for performing local oxidation is usually on the order of 10 V in order to get an electric field on the order of 10 9 V/m at the tip-surface junction, assuming an average tip-surface distance of 10 nm. We have measured the effects of such a tip-surface bias on the microscope feedback loop. The AFM tip is oscillating close to the cantilever resonance frequency and the free oscillation amplitude is chosen equal to 20 nm. Figure 1 shows the z-piezo retraction ͑increase of the tip-surface distance͒ induced by the feedback servo-loop when a continuous bias V is applied between the tip and the surface. The measurements are done for three values of oscillation amplitude setpoint. We observe that as V increases, the z distance increases. This effect is all the more important when the setpoint is raised. Note that in the case of a 10 nm amplitude setpoint and a 10 V bias, the tip-surface distance is increased by about 32 nm, which is larger than the free oscillation amplitude value. Finally, a threshold voltage around 2 V is observed. Below this threshold, the z retraction induced by the feedback loop is negligible. The z retraction is explained by the electrostatic forces occurring between the tip and the surface when the bias is applied: electrostatic interactions tend to reduce the oscillation amplitude of the cantilever. In order to maintain the oscillation amplitude equal to the setpoint value, the feedback loop increases the tip-surface distance. The effects are of less magnitude when the setpoint is decreased, because the bias induced electrostatic effects are relatively less significant compared to the mechanical interaction needed to reduce the free oscillation amplitude to the chosen setpoint amplitude. As far as the surface patterning by AFM local oxidation is concerned, the feedback loop behavior that increases the tip-surface distance when the tip-surface bias is applied, leads to a diminution of the electric field at the tipsurface junction. Moreover, too large tip-surface distance may prevent formation of the water meniscus needed for the oxidation reaction and thus prevent the lithography. 19, 30 This fact is usually uncited and is counteracted most often by choosing a very low oscillation amplitude setpoint ͑typically less than 10% of the free oscillation amplitude͒, 32 which decreases the electrostatic effects and the tip retraction as explained above. The drawback of this technique is that the tip is in strong interaction with the surface. The tip lifetime and the lithography resolution are thus both degraded.
B. Pulsed voltage lithography
Another way to perform the lithography, described and studied elsewhere, is the use of pulsed voltages applied to the tip with the microscope feedback loop off. In this case, no tip retraction due to the feedback loop is observed. Unfortunately, continuous patterns have to be drawn point by point, the microscope feedback loop being switched on during the tip displacement from one point to the next and then switched off to perform the oxidation. Note that the use of pulsed voltages allows better control of the water meniscus at the tip-surface junction and for short pulse duration lateral diffusion of the ionic species involved in the oxidation reaction is inhibited, which explains the lithography resolution improvement. 19, 30 In the context of our work, we have studied the use of pulsed voltages with the microscope feedback loop on so as to combine better reliability and resolution with easy tip displacement and lithography patterning. During the oxidation, a burst of pulsed voltages is applied to the tip-surface junction with the feedback loop on. The frequency of the pulsed voltages is equal to the frequency of the cantilever excitation signal and the pulse duration is short compared to the tip oscillation period. So, the pulsed voltages are applied synchronously with the tip oscillation and we introduce the phase between the cantilever excitation signal and the pulsed voltages as a new parameter to control the lithography process. Figure 2͑a͒ shows oxidation patterns obtained using pulsed voltages. The tip oscillation frequency, free oscillation amplitude, and amplitude setpoint are, respectively, 275 kHz, 15 nm, and 14.2 nm ͑95% of the free oscillation amplitude͒. The amplitude of the pulsed voltages is ϩ12 V applied to the surface with respect to the tip, their duration is 0.2 s, i.e., 5.5% of the tip oscillation period. 18 lines have been drawn on the silicon surface with a 1 m/s tip velocity. For each line, the phase between the pulsed voltages and the cantilever excitation is increased. In this case, the phase var- ies from 0°to 320°. The average value of the applied voltage is 0.65 V and we observe that surface oxidation occurs for each line. Note that such a voltage value, if applied in a continuous way, would not induce surface oxidation. This is in agreement with the existence of an electric field threshold ͑ϳ10 9 V/m͒ for the oxidation process. A fine observation of the feedback loop behavior during the oxidation has actually shown a less than 2 nm z-piezo retraction. It is consistent with the results of Fig. 1 which show that tip retraction is negligible for continuous voltages below 2 V. However, the pulses are applied at the cantilever resonance. Significant perturbation of the cantilever motion and feedback response could then occur due to the associated periodic electrostatic force that acts as an extra excitation of the cantilever. We have already carried out a detailed study of this phenomenon and consequent effects in a previous paper, 31 so this point is not further developed here. In the case of the experiments under consideration, the pulse voltage features have been chosen in agreement with our previous studies 31 in order to minimize the perturbation to the cantilever and feedback response.
In Fig. 2͑b͒ both the width and height of each oxide line have been reported versus the phase of the pulsed voltages. The width and height vary, respectively, from 16 and 1.2 nm to 26 and 1.9 nm. These variations of width and height are quite sinusoidal versus the phase of the pulsed voltages. They can be explained by two facts. First, the pulsed voltages are applied to the tip-surface junction at a precise instant of tip oscillating motion, so they are applied when the tip is at a given distance with respect to the surface, this distance depending on the phase between the pulsed voltage and the cantilever excitation signal. As a consequence, as the tip-surface distance varies with the phase of the pulsed voltages, the electric field at the tip-surface junction also varies, as well as the characteristics of the resulting oxide patterns. The smaller the tip distance is when the pulsed voltages are applied, the higher the electric field between the tip and the surface and the thicker and wider the oxide pattern. On the other hand, the shape and volume of the water meniscus at the tip-surface junction are affected by the tip-surface distance. For that reason, we can suggest that the oxide pattern characteristics are also affected by this phenomenon. Moreover, as noted above, the use of pulsed voltages inhibits the lateral diffusion of ionic species in the water meniscus and contributes to the improvement in the lateral resolution of the oxide pattern as well as in the height to width ratio. In the case of Fig. 2͑a͒ , the minimum width is 16 nm for a 1.2 nm height. For comparison, the use of a continuous tip-surface bias of 12 V with a tip velocity of 1 m/s leads to a 21 nm wide oxide pattern. By tuning the experimental conditions ͑tip velocity, pulse duration, phase, free oscillation amplitude͒ of the pulsed voltage technique, we have obtained oxide patterns the minimum width and height of which are, respectively, 10 and 1 nm. Finally, note that pulsed voltages can be applied to the tip at frequencies other than the frequency of the excitation signal of the cantilever. In this case, the phase of the pulses changes for each tip oscillation cycle and does not play a role in the oxide pattern width control.
In summary, we have developed a technique of pulsed voltages so as to perform local oxidation of a silicon surface with the microscope feedback loop on with no significant tip retraction. So, the setpoint amplitude during the oxidation step can be close to the free oscillation amplitude, which guarantees better tip and lithography reliability. Patterns the widths of which are in the 10-15 nm range can be routinely obtained. The phase between the pulsed voltages and the tip oscillation is an additional parameter to control the oxide pattern features.
IV. ETCHING OF THE STRUCTURES
A. KOH wet etching characterization
Wet etching using a potassium hydroxide ͑KOH͒ solution is employed to etch the silicon nanostructures, 33 the oxide patterns obtained by AFM lithography acting as a mask. KOH etching is known to offer a very good silicon/silicon dioxide selectivity and is easy to perform. Moreover, when using SOI substrates, the buried oxide layer acts as an etch stop layer and facilitates the etching process control. A 1 mol l Ϫ1 KOH solution with 5% isopropyl alcohol by mass at 23°C is used in the context of this work and leads to an etching depth of 20 nm for an etching time of 60 s. all the patterns and is about 32 nm. The IWP measured on the AFM images is explained by two facts. On one hand, the KOH etching is known to be very anisotropic: ͕001͖ faces are etched about 100 times more quickly than the ͕111͖ faces. So the ͓110͔ oriented silicon wires do not present vertical lateral sides but lateral sides composed of ͕111͖ faces. As the angle between the ͓001͔ and ͕111͖ planes is 54.7°, the width increase e at half maximum is given by eϭ h tan 54.7
Ϸ0.7ϫh, ͑1͒
where h is the height ͑equal to the etching depth͒ of the silicon wire. In the case of the patterns of Fig. 3͑b͒ , where the etching depth is typically 27 nm, the IWP due to the etching anisotropy is typically equal to eϭ19 nm ͓calculated using Eq. ͑1͔͒. So, this effect does not completely explain the IWP measured on the silicon wires of the Fig. 3͑b͒ and reported in Table I .
On the other hand, the tip-surface convolution phenomenon on AFM images cannot be neglected and induces an increase in the width of both the oxide lines and the resulting silicon wires on the AFM images. An estimation of this artifact is obtained considering a semispherical AFM tip apex of radius R. Under such an assumption, the convolution phenomenon leads to a IWP equal to 2ͱ2RdϪd 2 if dϽR and 2R if dуR, where d is the height of the object on the surface. For a tip radius Rϭ11 nm, the overall IWP arising from the tip-surface convolution is in the 13-15 nm range. The overall IWP is defined as the difference between the width increase of the etched wires and the width increase of the oxide lines due to the convolution phenomenon. This result allows us to explain the results of Table I. Note that the value of 11 nm taken for the tip radius is consistent with the values given for such commercial AFM tips.
B. Oxide mask robustness
As the robustness of the oxide pattern obtained by AFM lithography is concerned, we have determined the minimum thickness of the oxide pattern required to realize an efficient masking of the silicon. Figure 4͑a͒ presents a set of six oxide lines of various heights ranging from 0.2 to 1.9 nm. Figure  4͑b͒ shows the silicon wires obtained after etching. The etching depth is 14 nm. We observe that the two thinnest oxide lines have not led to the formation of silicon wires. Cross sections of the structures before and after etching are shown in Figs. 4͑c͒ and 4͑d͒ . In Table II , we have reported for each pattern of Fig. 4 the height of the oxide line and the height of the subsequent silicon wires after etching. We note that for oxide height greater than 0.7 nm, the height of the etched silicon wires is about 13.5 nm and quite constant. Small variations of the silicon wire heights can be explained by the fact that the oxide patterns remain present on the top of the etched silicon wires. As the oxide pattern heights are not the same for each line, this induces slight variations of the silicon wire heights after etching. On the contrary, the 0.2 nm height oxide line does not bring about any silicon structure after etching. In the case of the 0.4 nm height oxide line, the resulting silicon structure has a height lower than 4 nm and Fig. 4͑b͒ shows that it is irregular and of poor quality. So, it appears that oxide patterns, the height of which is lower than 0.7 nm, cannot act as reliable masks for etching using a KOH solution. Note that this phenomenon does not come from the etching selectivity since no silicon structures at all are formed after etching for the thinnest oxide pattern. If selectivity were involved in the phenomenon, the thinnest oxide pattern would have led to the formation of a silicon wire, the height of which would have been lower than 14 nm but not equal to zero. A plausible explanation can be found elsewhere. First, let us remember that the thickness of the oxide pattern arising from AFM lithography is roughly double the height of the oxide pattern measured on the surface by the AFM, 9 since a part of the oxide is located below the surface level. Moreover, it has been established that the minimum thickness of a silicon dioxide layer is 0.7 nm. It corresponds to the thickness required to have enough silicon and oxygen atoms in the material so as to obtain the properties of bulk silicon dioxide. 34 So, our results show that an oxide pattern acts as a mask for etching if its thickness is at least twice this minimum thickness value ͑1.4 nm͒.
As far as the etching selectivity is concerned, experiments combining oxide patterns of various heights and large etching depths have allowed the determination of the selectivity value. We found a silicon/AFM oxide pattern etching selectivity value of 40:1. This is much lower than the expected value since the silicon/silicon dioxide selectivity is about 500:1 when KOH solution is employed for etching. This can be explained by the fact that the quality of the oxide obtained by AFM lithography is poorer than the quality of a thermal oxide generally employed to mask the silicon. This fact has already been pointed out by other studies on the quality and properties of the AFM induced oxide. 12, 35, 36 In summary, wet etching using a KOH solution has been employed to obtain silicon nanostructures using AFM lithography patterns as a mask. Etching selectivity is about 40:1 and we have observed that patterns the height of which is lower than 0.7 nm do not lead to the formation of silicon structures after etching. These two points may represent a limitation of the use of AFM lithography patterns as masks for etching. We have observed that AFM characterizations of the silicon wires show an increase in the width due to both etching anisotropy and measurement artifact ͑tip-surface convolution͒. These two effects have been quantitatively taken into account and the results are in good agreement with the observations. In Sec. V, we present a technique of oxidation/deoxidation cycles, which allows counteracting the increase in the width of the structures during the KOH etching.
V. WIDTH REDUCTION: OXIDATIONÕDEOXIDATION CYCLES
The technique consists of oxidizing the sample, which consumes silicon, and removing the subsequent oxide. The oxidation is realized by dipping the sample in hot ͑80°C͒ deionized ͑DI͒ water for 60 min. Under these conditions, a 1.5 nm thick oxide is expected to be formed on the ͕111͖ silicon surfaces. 37 The deoxidation is performed by dipping the sample for 10 s in a 3% HF acid solution at 20°C so as to remove the oxide and is followed by a rinsing in DI water at 20°C. Such a HF solution is expected to etch the silicon dioxide at a rate of 0.3 nm/s at room temperature ͑20°C͒. As the molar volume of silicon dioxide is roughly twice the molar volume of silicon, each oxidation/deoxidation cycle is expected to decrease the silicon wire width by about 1.5 nm ͑0.75 nm on each side͒. In order to validate this technique, a set of 6 silicon wires of various widths have been realized. After etching, the wire height is 9 nm and their widths vary from 31 to 53 nm. Successive oxidation/deoxidation cycles are then performed on the sample. At each cycle, the silicon wires are observed by AFM. Their widths are then measured and the results are reported in Fig. 5 . In Fig. 5 , step 1 corresponds to the KOH etching of the structures. Each following step corresponds to an oxidation/deoxidation cycle. Error bars on the width values take into account the measurement uncertainties due to AFM image resolution. We note that for any silicon wire under consideration, its width decreases monotonously at nearly the same rate. A refined analysis of the data shows that the decreasing rate of the wire width is equal to 1.58Ϯ0.18 nm per cycle. This value is in good agreement with the expected value as described above. The seven cycles have decreased the wire width by 11 nm on average. In order to illustrate the results, we show in Fig. 6 a silicon wire with minimal dimensions. This structure has been obtained starting from a SOI substrate with a 6 nm top silicon layer. Lithography has been performed using the pulsed voltage technique as described above. After the KOH etching step, two oxidation/deoxidation cycles have been performed. The final FWHM of the wire measured on the AFM image is 17 nm. The height is 5.5 nm. Taking into account the tipsurface convolution and assuming a tip radius of 5 nm, the true FWHM of the wire is about 8 nm, which is the smallest dimensions obtained with AFM based lithography in air ambient. Note that lower lateral dimensions could have been reached by performing further oxidation/deoxidation cycles. However, they could also have lifted the silicon wire off the substrate during the deoxidation steps because of the etching of the oxide layer on which the wire lies.
VI. ELECTRICAL MEASUREMENTS
The key point to performing electrical measurements on the silicon wires is to realize the electrical contacts on the nanostructures, which is challenging. In the context of our work, electrical contacts are obtained as follows. First, contact pads ͑150ϫ150 m 2 ͒ are deposited on the SOI substrate by evaporating 4 nm of Ti followed by 200 nm of Au. A second metallic layer is then realized by successively depositing 4 nm of Cr and 12 nm of Au. This second layer defines the active region where the silicon wires are fabricated afterward. It overlaps the first metallic level so as to ensure the electrical continuity. A schematic view of the metallic contacts is shown in Fig. 7͑a͒ .
Lithography of the silicon wires is then performed in the active region defined by the second metallic layer. As an example, Fig. 7͑b͒ shows an oxide pattern located in a 2 m wide active region. On each side of the oxide line, a part of the second metallic layer is visible. At the second metallic layer edges, squares of oxide have been patterned by AFM lithography in order to ensure continuity between the second metallic layer and the oxide line. The oxide line FWHM is 20 nm and its effective length is 1.6 m. As the structure is realized on the SOI substrate, the silicon wire obtained after etching is electrically insulated from the substrate by the oxide layer.
Current-voltage ͑I-V͒ characteristics have been measured on such silicon nanowires using a HP 4140B picoamperemeter. First of all, measurements are performed in a vacuum chamber, the pressure of which is in the 1 Pa range. This allows eliminating water contamination on the device surfaces, which could lead to undesirable leakage currents. Preliminary measurements done on test samples without any silicon wires have shown after etching that no detectable currents flow across the insulating oxide layer of the SOI substrate. Moreover, the electrical resistance between the two pads of a 1 m wide and 5 m long active region has been estimated to be 10 17 ⍀.
A. Effect of a back gate polarization on the silicon wire current Figure 8 presents I-V curves obtained at 300 K on a 20 nm high, 0.9 m long, and 200 nm wide ͑FWHM͒ silicon wire. The back silicon layer of the SOI substrate is negatively biased and is used as a back gate. Around 0 V, we note that the current increases linearly. At higher voltage, typically a few 100 mV depending on the back gate polarization, the current saturates. The current intensity in the silicon wire varies with the back gate polarization, which denotes current control in the wire by an electrical field effect. In Fig. 9 , this effect is clearly evidenced. For negative back gate bias, the current increases exponentially. As the wire is made of p type silicon, this is consistent with a field effect leading to a carrier accumulation in the wire. On the contrary, for positive voltage, the field effect leads to the inversion of the carrier population and for voltages higher than 50 V, and the current also increases exponentially. Note that the field effect control efficiency of the wire current is weak, since about 18 V are needed to increase the current by a factor of 10. The shape of the curve of Fig. 9 is very similar to the shape of the curve corresponding to the variation of the charge density versus the surface potential for a metal insulator p-type silicon device. 38 In such a device, the charge density in the silicon layer space charge region varies exponentially in the accumulation and in the strong inversion regimes versus the surface potential. This fact confirms that the current variation versus the back gate bias observed in Fig. 9 is directly proportional to the carrier concentration variation in the silicon wire. Further comparisons between the MIS device and our experimental results should take into account that the back gate of our device is not a metal layer but consists of the back silicon layer of the wafer. Concerning the weak efficiency of the back gate, it is obviously explained by the potential drop in the 400 nm thick oxide layer of the device: the surface potential values are much lower than the voltage applied on the silicon back layer of the SOI substrate.
B. Evidence of the surface defect effects on the silicon wire conductivity
We have studied the effects of the silicon wire dimensions on the current. We report in Table III 
where Si is the silicon resistivity, equal to 10 ⍀ cm in our experiments. The experimental current values are measured for a 1 V voltage applied to the wires. A Ϫ100 V back gate polarization is also applied. The comparison between the calculated and measured current values shows that under these conditions, the experimental current values are always lower than the theoretical values, in spite of the back gate polarization, which is expected to bring extra carriers in the wire as described above. We attribute these results to charged surface defects located at the Si-SiO 2 interfaces 39 around the silicon wire. They produce carrier depletion of the wire 40 and as a consequence, the wire resistance is increased compared to the theoretical value. Moreover, we note in Table III that the ratio between the theoretical and the measured current values is not constant but increases when the wire width is decreased. This confirms that the effect is associated with surface defects: the surface to volume ratio of the wire is increased when the wire width is decreased, so surface defects have a relatively larger importance, leading to greater depletion effects and thus higher relative electrical resistance values. In order to counteract the depletion phenomenon some techniques are available to decrease the surface defect densities, such as hydrogen passivation or thermal oxidation 37 of the silicon surfaces. Such techniques are currently under consideration and should allow one to get higher current values in the silicon nanowires.
C. Low temperature measurements and Coulomb blockade effects
I-V curves versus temperature have been performed on a 3 m long, 20 nm high, and 30 nm wide ͑FWHM͒ silicon wire as shown in Fig. 10 . A Ϫ100 V back gate bias is used in order to bring carriers in the silicon wires as described above. At temperatures higher than 170 K, the I-V curves are linear around 0 V. Below this temperature, we note that a zero current region appears around 0 V. The width of this zero current region increases when the temperature decreases. At 90 K, the width of the zero current region is about 600 mV. Such a behavior could be associated with multiple Coulomb blockade effects occurring in the silicon nanowire. The effects are attributed to constrictions in the silicon wire arising from width variations at nanometer scale. Multiple constrictions lead to the formation of islands along the wire. Due to electronic confinement, constrictions act as tunnel barriers for the carriers and these barriers separate the islands from the rest of the wire. Assuming that the barrier heights are greater than the thermal energy for temperatures lower than 170 K, the zero current region observed in the I-V curves could then be explained by Coulomb blockade effects: when the Coulomb energy becomes much greater than the thermal energy, a zero current region appears in the I-V curves. 41 In the case of Fig. 10 , the zero current region is clearly visible at 130 K, which corresponds to a thermal energy of about 11 meV. The Coulomb energy E C for an island is given by E C ϭe 2 /2C, where e is the electronic charge value and C the island capacitance. So, the capacitance values required in order to observe Coulomb blockade effects are in the aF to fF range. 41 In the case of the silicon wire under consideration, the dimensions are about 20 nm for the height and 10 nm for the width, assuming a tipsurface convolution with a tip the apex radius of which is 10 nm ͑typical value͒. If we consider for example 2-5 nm wide constrictions that define an island along the silicon wire, the capacitance C associated with this island in a simple approximation is less than 10 aF. In this approximation, the capacitance C C between the silicon wire and the island separated from the wire by a constriction is given by
where h and w are, respectively, the height and the width of the silicon wire, e c is the width of the constriction along the silicon wire, and ⑀ Si is the silicon permittivity. The island capacitance C is equal to 2C C and the resulting Coulomb energy E C is larger than 15 meV. Such a value is consistent with the observation of a zero current region at temperatures equal to or lower than 130 K, as explained above. More detailed studies are needed to confirm this analysis of the experimental observations. For example, a lateral nanometer scaled gate placed in the plane of and close to the silicon wire would allow one to vary the potential of an island defined by two constrictions of the wire and then to obtain further signatures of the Coulomb blockade effects ͑mainly the conductance oscillation observation͒.
VII. CONCLUSION
In this article, we first described an improvement in AFM lithography based fabrication of silicon nanowires. Concerning the lithography step, we presented a pulsed voltage technique operating with the microscope feedback loop on. This technique offers a better resolution of the oxide pattern and an improved reliability. Moreover, the phase between the pulsed voltages and the tip oscillation is an extra parameter to control the oxide pattern features. Patterns the widths of which are in the 10 nm range can be routinely obtained. The etching of the silicon structures using KOH solution was studied. The increase in the width of the patterns observed on the AFM images after the etching step was quantitatively analyzed in terms of etching anisotropy and tip-surface convolution artifacts. Advanced studies showed that the etching selectivity is equal to 40:1 and is attributed to the poor quality of the AFM oxide compared to a thermal oxide. Moreover, an oxide minimum thickness of 1.4 nm is required to act as a reliable mask for etching. Second, we presented a simple technique to reduce the lateral dimensions of the silicon structures by successive oxidation/deoxidation cycles. Each cycle decreases the width of the silicon wire by 1.5 nm. Third, combining all these techniques, we have been able to fabricate a silicon wire with lateral dimension lower than 10 nm, which is the lowest dimension obtained for an AFM based lithography fabrication. Electrical measurements were then performed on silicon wires fabricated on SOI substrates. We evidenced a field effect control of the wire current by using the back layer of the SOI substrate as a gate. We also showed that surface defects play a major role in the silicon wire conductivity and they have to be taken into account for nanometer sized devices. Finally, low temperature measurements exhibit features that can be reasonably attributed to Coulomb blockade effects, assuming constrictions along the silicon wire. This point has to be confirmed by further experiments.
